What You’ll Be Doing:

DFT implementation for 3nm and 5nm Networking chips, IP DFT work
RTL checks for scan-insertion compatibility using Synopsys Spyglass
Scan-Insertion using Tessent TestKompress
ATPG pattern generation:
Compressed and Uncompressed …